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Abstract
The VLSI implementation of a fuzzy logic inference mechanism allows the use of rule-ba_l
control and decision making in demanding real-time applications such as robot control and in the
area of command and control. We have designed a full custom VLSI inference engine. The chip is
fabricated using 1.0 _ CMOS technology. The chip consists of 688,000 transistors of which 476,000
are used for RAM memory.
The fuzzy logic inference engine board system incorporates the custom designed integrated cir-
cuit into a standard VMEbus environment. The Fuzzy Logic system board uses TTL logic parts
to provide the interface between the Fuzzy chip and a standard, double height VMEbus backplane
allowing the chip to perform application process control through the VMEbus host. High level C
language functions hide details of the hardware system interface from the applications level pro-
grammer. The first version of the board was installed on a robot at Oak Ridge National Laboratory
in January of 1990.
1 Introduction
Fuzzy logic based control uses a rule-based expert system paradigm in the area of real-time process
control [4]. It has been used successfully in numerous areas including train control [12], cement kiln
control [2], robot navigation [6], and auto-focus camera [5]. In order to use this paradigm of a fuzzy
rule-based controller in demanding real-time applications, the VLSI implementation of the inference
mechanism has been an active research topic [1, 11]. Potential applications of such a VLSI inference
processor include real-time decision-making in the area of command and control [3], and control of
precision machinery.
An original prototype experimental chip designed at AT&T Bell Labs [7] was the precursor to the
fuzzy logic inference engine IC that is the heart of our hardware system. The current chip was designed
at the University of North Carolina in cooperation with engineers at the Microelectronics Center of
North Carolina (MCNC) [8]. MCNC fabricated and tested fully functional chips.
The new architecture of the inference processor has the following important improvements compared
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to previous work:
1. programmable rule set memory
2. on-chip fuzzifying operation by table lookup
3. on-chip defuzzlfying operation by centroid algorithm
4. reconfigurable architecture
5. RAM redundancy for higher yield
The fuzzy chips are now incorporated in VMEbus circuit boards. One of the boards was designed
for NASA Ames Research Center and another board was designed for Oak .Ridge National Labora-
tory (ORNL). The latter board has been installed and is currently performing navigational tasks on
experimental autonomous robots [9].
ORNL will soon receive the second version of the board system featuring seven Fuzzy chips in a
software reconfigurable interconnection network. The network provides host and inter-chip I/O in any
logical configuration of the seven chips.
2 Fuzzy Inference
The inference mechanism implemented is based on the compositional rule of inference for approximate
reasoning proposed by Zadeh [13]. Suppose we have two rules with two fuzzy clauses in the IF-part and
one clause in the THEN-part:
Rule h If (x is A1) and (y is B1) then (z is C1),
Rule 2: If (x is A2) and (y is B2) then (z is C2).
We can combine the inference of the multiple rules by assuming the rules are connected by OR
connective, that is Rule 1 OR Rule 2 [7]. Given fuzzy proposition (x is A') and (y is B'), weights af
and a_ of clauses of premises are calculated by :
= max(A',Ai),
o, = max(B', /o, i = 1,2.
Then, weights wl and w_ of the premises are calculated by :
wl = min(a A, of),
Weight a_ represents the closeness of proposition (x is Ai) and proposition (x is A'). Weight wi
represents similar measure for the entire premise for the i th rule. The conclusion of each rule is
C_ = min(wi, Ci), for i = 1,2.
The overall conclusion C' is obtained by
C' = max(CI, C_).
This inference process is shown in Figure 1. In this example, o_ = 0.5 and o_ = 0.25, therefore
wl = 0.25. o ¢ = 0.85 and o B = 0.5, therefore w: = 0.5.
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Figure 1: Inference.
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Figure 2: Fuzzy Chip Datapath.
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3 Fuzzy Chip
The fuzzy logic inference engine is a fully custom designed 1.0 micron CMOS VLSI circuit of 688,000
transistors implementing a fuzzy logic based rule system. Included on chip are a programmable rule set
memory, an optional input fuzzifying operation by table lookup, a minimax paradigm fuzzy inference
processor, and an optional output defuzzifying operation using a centroid algorithm. The standard data
path configuration is shown in Figure 2. The design has a reconfigurable architecture implementing either
50 rules with 4 inputs and 2 outputs, or 100 rules with 2 inputs and 1 output. Separately addressed
status registers allow programmed control of the fuzzy inference processing and chip configuration. All
the rules operate in parallel generating new outputs over 150,000 times per second.
The chip has 12 bidirectional data pins and 7 address pins for rule memory I/O. For process-control
I/O, each of 4 inputs and 2 outputs has 6 pins. Each of 4 inputs has a corresponding load pin. The
chip also has several control signals. Control signals RW(read high write low) and CEN (chip enable)
are similar to that of a memory chip.
4 The System Boards
4.1 Single Chip Systems
The Fuzzy Logic system boards place the Fuzzy chip into a VMEbus environment to provide application
process control through a VMEbus host. The single chip system designed for NASA Ames Research
Center uses an off-the-self VMEbus prototyping board [10]. The overall configuration of the design is
shown in Figure 3. In this design, the VMEbus interface is provided by the prototyping board system
and needed a minimum of design for integration of the fuzzy chip. The fuzzy chip interface to the board
is realized using discrete TTL parts and wire-wrapping. In the board system for ORNL, the VMEbus
interface was designed by the first author and realized using a programmable logic device (PLD) and
TTL parts. More robust printed circuit board (PCB) technology was used. The PCB architectural
concept is shown in Figure 4. The UNIX device driver interfaces of these two boards are quite similar.
The ORNL board is designed to standard VMEbus specifications for a 24 bit address, 16 bit data,
slave module as found in The VMEbus Specification, Revision C.1, 1985. It provides digital communi-
cation between the host and the Fuzzy chip. A large, UV erasable PLD generates the board control
signals. VMEbus interface is through TTL parts. One Fuzzy Inference IC processes four 6-bit inputs to
generate two 6-bit outputs. The interface with the host computer uses memory mapping to include the
Fuzzy chip's I/O addresses in the application process storage space. All of the chip's memory as well as
its inputs and outputs are accessed through addresses on the VMEbus so that the entire Fuzzy Logic
board system responds like a section of memory.
The board's address space is 1024 bytes or 512 16-bit words in length. Most of the addresses in
that space are not used by the board. The lower 128 word addresses of the board are mapped into
the fuzzy chip. One hundred addresses are for rule memory. Another six addresses are mapped to four
fuzzification tables and two status registers. The board has six addresses for I/O for the fuzzy chip, and
addresses for hardware reset and board iD. On-board clip switches and signal jumpers allow the user
to select the board base address comprised of the upper 14 bits of the 24 bit address, and the board's
user privilege response characteristic determined by the VMEbus address modifier bits. Further design
details are shown in Figure 5.
4.2 Multiple Fuzzy Chip System
The second version of the system board keeps the standard VMEbus interface of the first version but
adds significant new capabilities. Seven Fuzzy chips communicate with each other and the host through
a software reconfigurable interconnection network. Two Texas Instruments digital crossbar switch IC's
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Figure 5: Details of PCB Architecture
implement the network. Any logical configuration of the seven chips may be specified in software, e.g.
seven in parallel, 4-2-1 binary tree, etc. Any fuzzy output may be routed to any input. With the new
board more inputs may be processed and hierarchies of rule sets may be explored. We can simulate
rules with up to 16 conditions in the IF-part by using three layers of Fuzzy chips. Another application
is to load multiple rule sets for different tasks in a single board. This is done by configuring multiple
chips in parallel. The new printed circuit board architectural concept is shown in Figure 6.
This arrangement exploits an important feature of the Fuzzy chip. Normal input to the chip is by
6-bit integers which the chip fuzzifies into 64-value membership functions to be fed into the processing
pipeline. The final output membership function is defuzzified into a 6-bit output integer. However, the
chip has another mode of operation. Any input or output can bypass the [de]fuzzification process so that
I/O occurs in streaming mode. The full 64-value input or output membership function is placed on the
pins, one value per clock cycle. When an output of one chip is connected to an input of another chip (or
itself), communication can be done in streaming mode without the loss of information inherent in the
[de]fuzzification operations. On this system board, all inter-chip communication is done in streaming
mode.
The new board also has four 64-value FIFO queues which allo w final output to the host to be done
in streaming mode. The application process is then free to perform its own custom operations on the
full output membership functions. The final defuzzification is no longer limited to a centrold method.
One can, also, generate the result in higher precision than 6 bits if necessary.
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The new board will be installed at ORNL in August, 1990. In addition to navigational tasks the
system will be used to explore fuzzy logic control of manipulator arm functions.
5 Software Interface
High level C language functions can hide the operational details of the board from the applications
programmer. The programmer treats rule memories and fuzzification function memories as local program
structures passed as parameters to the C functions. Similarly, local input variables pass values to the
system and outputs return in local variable function parameters. Programmers are only required to
know the library procedures. Some procedures provided for the version 1 board are described in the
following table.
1. WriteRule(rnlenrtm, ruledata) - The rule data structure pointed to by ruledata is written to the
board,
2. ReadRule(rulenum, ruledata) - Reads back into ruledata the rule identified by rulenum currently
stored in the chip.
3. WriteFuzz(fuzznum, [uzzdata) - Fuzzifieation table is written to the board.
4. StartFZIAC(inpA, inpB, inpC, inpD) - Four inputs are sent to the fuzzy board and inference
processing will be started.
5. ReadOut(outE, outF) - Both outputs are read from the board. Inference process will be continued.
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6. StopFZIAC(outE, outF) - Both outputs are read from the board. Inference process will be halted.
6 Summary
We have described the architecture and associated high level software of two VME bus board systems
based on a VLSI fuzzy logic chip. In addition to operating in the robot at ORNL, the single chip
board is installed on a Sun-3 workstation at the University of North Carolina for further research and
software development. For example, it is useful to provide an X-window based user interface to this
fuzzy inference board. The complex and flexible architecture of the multiple chip board will require more
sophisticated support software to facilitate exploration of various hierarchical interconnection schemes.
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